ABSTRACT
INTRODUCTION
Logic optimization for synchronous sequential circuits is still an open and challenging problem. Given an initial circuit description at the gate level, sequential logic optimization aims at computing an equivalent circuit with a smaller area occupation usually estimated through the gate, connection or literal counts.
The two main approaches to sequential logic optimization are Retiming and Resynthesis (RaR) [MSBS91] and Sequential Redundancy Addition and Removal (SRAR) [EnCh95] . The Retiming technique consists in moving the flip-flops across combinational gates, merging combinational blocks and optimizing the resulting logic with combinational techniques in a Resynthesis step. This method has become quite attractive, despite its limitations.
The possible movements of flip-flops across combinational gates can be built from a sequence of four primitive retiming operations, as stated in the following lemma [RSSB98] :
Lemma: A general retiming operation can be constructed as the sequence of retiming moves across primitive transfornations i), ii), iii) and iv) shown in the figure 1.1. The other method, Redundancy Addition and Removal has been shown to be a powerful logic optimization method by several authors [EnCh95] , [ChMa94], [KuMe94] , [EESOOl] . This technique has demonstrated to produce excellent results for combinational circuits, being the major advantages the low memory usage and the short run times. Sequential logic optimization is also possible using this technique by considering sequential redundancies [EnCh95] .
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In this work we compare the sequential transformations that can be obtained by RaR and by SRAR, working towards a formalization of the set of transformations that can be obtained with the latter technique. In particular, we demonstrate that the SRAR technique covers all the possible optimizations that can be provided by the RaR technique. Then we will show that SRAR is able to optimize some typical circuit cases that cannot be optimized by Retiming and Resynthesis. This way, we demonstrate the higher potential of the Sequential Redundancy Addition and Removal technique.
OPTIMIZATION POWER OF SEQUENTIAL REDUNDANCY ADDITION AND REMOVAL

Possible Retiming transformations with Redundancy Addition and Removal
Although Redundancy Addition and Removal techniques have been shown to be efficient optimization techniques, the power of optimization of these methods has not been formalized. In this section we will show some of the capabilities of these methods, first comparing them with the Retiming methods and then showing some additional features.
Theorem: All possible Retiming transformations in a circuit can be obtained by Redundancy Addition and Removal Transformations.
Proof: As all possible Retiming transformations are compositions of four primitive operations, we just need to proof that each one of these primitives can be performed by a Redundancy Addition and Removal Transformation. We consider the four cases i), ii), iii) and iv) shown in figure 1.1 : i) Moving forward two registers through a nand gate can be accomplished in two steps: moving first the inverter, and then the and gate. So we consider both cases:
Moving forward an and gate: Consider the circuit in figure 2.2 a) . We need to move forward g l through FFI. First we add g2 and FF2 as shown in figure 2.2 b) because the connection between g2 and FF2 is redundant. To show this redundancy, consider the sa-1 fault shown in figure 2.2 b) . To justify the fault, FF2 needs a mandatory assignment of 0, and by implication, g l and FFI have assignments of 0. FFI=O blocks the fault, and thus connection FF2 to g2 is redundant. Now, by adding this redundancy to the circuit, a new redundancy has appeared as shown in figure 2.2 c) . S-a-1 fault shown in that figure produces a mandatory assignment of 0 in g2, which blocks the fault propagation.
So the second input to g l is redundant, and by eliminating this redundancy we get 2.2 d), reaching the transformed circuit we were looking for.
Moving forward an inverter: Consider the circuit in figure 2.3a). The addition shown in 2.3b) and removal shown in 2 . 3~) leads to 2.3d) figure 2.5a ). The addition shown in 2.5b) and removal shown in 2 . 5~) leads to 2.5d)
iii) Moving forward a register in a multiple fanout point: Consider the circuit in figure 2.6a). The addition shown in 2.6b) and removal shown in 2 . 6~) leads to 2.6d) This theorem shows that the powerful of Redundancy Addition and Removal techniques is at least the same as the one stated for Retiming methods.
Note that for the proof of the theorem only a subset of all the possible redundancy additions is used. Addition of multiple wiredgates at the same time is not needed for the proof.
As we have characterization of the possible Retiming transformations by relating them to the STG transformations, we apply those results to Redundancy Addition and Removal methods as follows:
Corollary: (encoding power of Redundancy Addition and Removal). Given a machine implementation M1, corresponding to a state transition graph G, with a state assignment S1, it is always possible to derive a machine M 2 corresponding to the same state transition graph G, and state assignment S2 by applying only a series of Redundancy Addition and Removal operations on M1.
Corollary: Let M1 be an implementation corresponding to state assignment SI and STG G1 and M2 be an implementation corresponding to state assignment S2
and STG G2 such that G2 is 1-step equivalent to G1. Then M2 can be obtained from M1 using only a sequence of Redundancy Addition and Removal operations. We have also shown that S U R is able to perform transformations that cannot be found by RaR. This way we have proved the S U R techniques are more complete than the RaR methods.
2.2
